2D-material based devices in the logic scaling roadmap | imec

Alternatively, imec explores direct growth of 2D materials at reduced temperatures, which may enable good quality layers only when deposited at smaller, selected areas.

A 300mm integration platform for 2D-based planar pFETs

So far, most integration efforts have been made on n-type devices. At IEDM 2023, imec in collaboration with Intel were the first to demonstrate 300mm integrated planar **WSe₂ pFET transistors**, using a similar process flow as for MoS₂ nFETs [14]. The teams also provided a clear analysis of the impact of grain size on the performance and reliability of the device.

A path to increased reliability and reduced variability

In previous years, imec and Vienna University of Technology (Prof. Tibor Grasser's group) made progress in **quantifying the reliability and variability** of 2D-material based devices. They studied the impact of, for example, 2D layer thickness, crystal grain size and orientation, and 2D growth template on the performance of 300mm integrated MX₂ planar devices. They were also able to identify the **root cause** of the reliability and variability issues and are now working towards solutions. [15]

Addressing the remaining challenges: a collaborative effort

While big leaps forward have been made by various research groups worldwide, some breakthroughs are still needed to bridge the gap towards high-volume manufacturing at advanced nodes. Imec identifies **fab-**

compatible source/drain contact formation, controllable doping and the enablement of CMOS with MX₂ devices (i.e., integrating p and n type FETs together) as the most critical obstacles going forward. Solving these issues requires a collaborative effort, involving industry leaders, university groups and research institutions, as well as tool developers.

With these issues solved, the future looks bright for 2D materials. Not only do they promise to advance the logic scaling roadmap from A7 on, but their characteristics also allow to expand the application domain far beyond logic. Benefiting from their extremely low off-state current, they show potential for embedded DRAM applications – possibly from the A7 node onwards. In addition, the transport properties of 'surface-like' 2D materials are very easy to perturbate, and this makes them ideally suited for probabilistic computing or even machine learning applications.

This article was originally published in **Semiconductor Digest**.

Want to know more?

- [1] 'First Demonstration of GAA Monolayer-MoS $_2$ Nanosheet nFET with 410 μ A μ m ID 1V VD at 40nm gate length,' Y. Chung et al., 2022 IEEE International Electron Devices Meeting (IEDM)
- [2] 'High Mobility TMD NMOS and PMOS Transistors and GAA Architecture for Ultimate CMOS Scaling', A. Penumatcha et al., 2023 IEEE International Electron Devices Meeting (IEDM)
- [3] 'Status and Performance of Integration Modules Toward Scaled CMOS with Transition Metal Dichalcogenide Channel,' A. Chou et al., 2023 IEEE International Electron Devices Meeting (IEDM)
- [4] 'Monolayer-MoS₂ Stacked Nanosheet Channel with C-type Metal Contact,' Y. Chung et al., 2023 IEEE International Electron Devices Meeting (IEDM)

- [5] 'Dual gate synthetic WS_2 MOSFETs with 120 μ S/ μ m Gm 2.7 μ F/cm² capacitance and ambipolar channel,' D. Lin et al., 2020 IEEE International Electron Devices Meeting (IEDM)
- [6] 'Scaling synthetic WS_2 dual-gate MOS devices towards sub-nm CET,' D. Lin et al., VLSI 2021
- [7] 'Yttrium-doping-induced metallization of molybdenum disulfide for ohmic contacts in two-dimensional transistors,' Jiang, J., Xu, L., Du, L. et al., J. Nat Electron 7, 545–556 (2024). https://doi.org/10.1038/s41928-024-01176-2
- [8] 'Antimony Semimetal Contact with Enhanced Thermal Stability for High Performance 2D Electronics,' A. -S. Chou et al., 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2021, pp. 7.2.1-7.2.4, doi: 10.1109/IEDM19574.2021.9720608
- [9] 'Advancing 2D Monolayer CMOS Through Contact, Channel and Interface Engineering,' K. P. O'Brien et al., 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2021, pp. 7.1.1-7.1.4, doi: 10.1109/IEDM19574.2021.9720651
- [10] 'Process integration and future outlook of 2D transistors,' K.P. O'Brien, Nature Communications volume 14, Article number: 6400 (2023)
- [11] <u>'CMOS 2.0: bringing heterogeneity inside the system-on-chip'</u>, imec Reading Room
- [12] 'EOT scaling via 300mm $\rm MX_2$ dry transfer Steps toward a manufacturable process development and device integration', S. Ghosh et al., VLSI 2024
- [13] 'High-performance monolayer-2D stacked nanosheet FETs with high $I_{ON} \sim 451~\mu\text{A}/\mu\text{m}$ and $I_{ON}/I_{OFF} > 10^9$ ', F. Xi et al., 2024 IEEE International Electron Devices Meeting (IEDM)

[14] 'Exploring manufacturability of novel 2D channel materials: 300mm wafer-scale 2D NMOS & PMOS using MoS₂, WS₂, & WSe₂,' C.J. Dorow, T. Schram et al., 2023 IEEE International Electron Devices Meeting (IEDM)

[15] 'Evidence of contact-induced variability in industrially-fabricated highly-scaled MoS₂ FETs,' L. Panarella et al., <u>npj 2D Materials and Applications</u> volume 8, Article number: 44 (2024)